Use the opcode tables in this chapter to interpret IA-32 and Intel 64 architecture object code. Instructions are divided into encoding groups:

- 1-byte, 2-byte and 3-byte opcode encodings are used to encode integer, system, MMX technology, SSE/SSE2/SSE3/SSSE3/SSE4, and VMX instructions. Maps for these instructions are given in Table A-2 through Table A-6.
- Escape opcodes (in the format: ESC character, opcode, ModR/M byte) are used for floating-point instructions. The maps for these instructions are provided in Table A-7 through Table A-22.


## NOTE

All blanks in opcode maps are reserved and must not be used. Do not depend on the operation of undefined or blank opcodes.

## A. 1 USING OPCODE TABLES

Tables in this appendix list opcodes of instructions (including required instruction prefixes, opcode extensions in associated ModR/M byte). Blank cells in the tables indicate opcodes that are reserved or undefined. Cells marked "Reserved-NOP" are also reserved but may behave as NOP on certain processors. Software should not use opcodes corresponding blank cells or cells marked "Reserved-NOP" nor depend on the current behavior of those opcodes.
The opcode map tables are organized by hex values of the upper and lower 4 bits of an opcode byte. For 1-byte encodings (Table A-2), use the four high-order bits of an opcode to index a row of the opcode table; use the four low-order bits to index a column of the table. For 2-byte opcodes beginning with OFH (Table A-3), skip any instruction prefixes, the 0FH byte ( 0 FH may be preceded by $66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}$, or F 3 H ) and use the upper and lower 4-bit values of the next opcode byte to index table rows and columns. Similarly, for 3-byte opcodes beginning with 0F38H or OF3AH (Table A-4), skip any instruction prefixes, 0F38H or OF3AH and use the upper and lower 4-bit values of the third opcode byte to index table rows and columns. See Section A.2.4, "Opcode Look-up Examples for One, Two, and Three-Byte Opcodes."

When a ModR/M byte provides opcode extensions, this information qualifies opcode execution. For information on how an opcode extension in the ModR/M byte modifies the opcode map in Table A-2 and Table A-3, see Section A.4.
The escape (ESC) opcode tables for floating point instructions identify the eight high order bits of opcodes at the top of each page. See Section A.5. If the accompanying ModR/M byte is in the range of 00H-BFH, bits 3-5 (the top row of the third table on each page) along with the reg bits of ModR/M determine the opcode. ModR/M bytes outside the range of $00 \mathrm{H}-\mathrm{BFH}$ are mapped by the bottom two tables on each page of the section.

## A. 2 KEY TO ABBREVIATIONS

Operands are identified by a two-character code of the form Zz. The first character, an uppercase letter, specifies the addressing method; the second character, a lowercase letter, specifies the type of operand.

## A.2.1 Codes for Addressing Method

The following abbreviations are used to document addressing methods:
A Direct address: the instruction has no ModR/M byte; the address of the operand is encoded in the instruction. No base register, index register, or scaling factor can be applied (for example, far JMP (EA)).

B The VEX.vvvv field of the VEX prefix selects a general purpose register.

C The reg field of the ModR/M byte selects a control register (for example, MOV (0F20, 0F22)).
D The reg field of the ModR/M byte selects a debug register (for example, MOV (0F21,0F23)).
E A ModR/M byte follows the opcode and specifies the operand. The operand is either a general-purpose register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, a displacement.

F EFLAGS/RFLAGS Register.
G The reg field of the ModR/M byte selects a general register (for example, $A X$ (000)).
H The VEX.vvvv field of the VEX prefix selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type. For legacy SSE encodings this operand does not exist, changing the instruction to destructive form.
I Immediate data: the operand value is encoded in subsequent bytes of the instruction.
J The instruction contains a relative offset to be added to the instruction pointer register (for example, JMP (0E9), LOOP).
L The upper 4 bits of the 8 -bit immediate selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type. (the MSB is ignored in 32-bit mode)
M The ModR/M byte may refer only to memory (for example, BOUND, LES, LDS, LSS, LFS, LGS, CMPXCHG8B).

N The R/M field of the ModR/M byte selects a packed-quadword, MMX technology register.
O The instruction has no ModR/M byte. The offset of the operand is coded as a word or double word (depending on address size attribute) in the instruction. No base register, index register, or scaling factor can be applied (for example, MOV (AO-A3)).
P The reg field of the ModR/M byte selects a packed quadword MMX technology register.
Q A ModR/M byte follows the opcode and specifies the operand. The operand is either an MMX technology register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.
$\mathrm{R} \quad$ The R/M field of the ModR/M byte may refer only to a general register (for example, MOV (0F20-0F23)).
$S \quad$ The reg field of the ModR/M byte selects a segment register (for example, MOV (8C, 8 E )).
U The R/M field of the ModR/M byte selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type.
V The reg field of the ModR/M byte selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type.
W A ModR/M byte follows the opcode and specifies the operand. The operand is either a 128-bit XMM register, a 256 -bit YMM register (determined by operand type), or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.
X Memory addressed by the DS:rSI register pair (for example, MOVS, CMPS, OUTS, or LODS).
Y Memory addressed by the ES:rDI register pair (for example, MOVS, CMPS, INS, STOS, or SCAS).

## A.2.2 Codes for Operand Type

The following abbreviations are used to document operand types:
a Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).
b Byte, regardless of operand-size attribute.
c Byte or word, depending on operand-size attribute.
d Doubleword, regardless of operand-size attribute.
pi Quadword MMX technology register (for example: mm0).
q Quadword, regardless of operand-size attribute.
qq Quad-Quadword (256-bits), regardless of operand-size attribute.
Double-quadword, regardless of operand-size attribute.
32-bit, 48-bit, or 80-bit pointer, depending on operand-size attribute.
128-bit or 256-bit packed double-precision floating-point data.

128-bit or 256-bit packed single-precision floating-point data.

6-byte or 10-byte pseudo-descriptor.
Scalar element of a 128-bit double-precision floating data.
Scalar element of a 128-bit single-precision floating data.
Doubleword integer register (for example: eax).
Word, doubleword or quadword (in 64-bit mode), depending on operand-size attribute.
Word, regardless of operand-size attribute.
dq or qq based on the operand-size attribute.
Doubleword or quadword (in 64-bit mode), depending on operand-size attribute.
Word for 16-bit operand-size or doubleword for 32 or 64-bit operand-size.

## A.2.3 Register Codes

When an opcode requires a specific register as an operand, the register is identified by name (for example, $A X, C L$, or ESI). The name indicates whether the register is $64,32,16$, or 8 bits wide.
A register identifier of the form eXX or rXX is used when register width depends on the operand-size attribute. eXX is used when 16 or 32 -bit sizes are possible; rXX is used when 16,32 , or 64 -bit sizes are possible. For example: eAX indicates that the AX register is used when the operand-size attribute is 16 and the EAX register is used when the operand-size attribute is 32. rAX can indicate AX, EAX or RAX.

When the REX.B bit is used to modify the register specified in the reg field of the opcode, this fact is indicated by adding " $/ x$ " to the register name to indicate the additional possibility. For example, $r C X / r 9$ is used to indicate that the register could either be rCX or r9. Note that the size of r9 in this case is determined by the operand size attribute (just as for rCX).

## A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes

This section provides examples that demonstrate how opcode maps are used.

## A.2.4.1 One-Byte Opcode Instructions

The opcode map for 1-byte opcodes is shown in Table A-2. The opcode map for 1-byte opcodes is arranged by row (the least-significant 4 bits of the hexadecimal value) and column (the most-significant 4 bits of the hexadecimal value). Each entry in the table lists one of the following types of opcodes:

- Instruction mnemonics and operand types using the notations listed in Section A. 2
- Opcodes used as an instruction prefix

For each entry in the opcode map that corresponds to an instruction, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A. 1 and Chapter 2, "Instruction Format," of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A. Operand types are listed according to notations listed in Section A.2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction prefix or entries for instructions without operands that use ModR/M (for example: 60H, PUSHA; 06H, PUSH ES).


## Example A-1. Look-up Example for 1-Byte Opcodes

Opcode 030500000000 H for an ADD instruction is interpreted using the 1-byte opcode map (Table A-2) as follows:

- The first digit ( 0 ) of the opcode indicates the table row and the second digit (3) indicates the table column. This locates an opcode for ADD with two operands.
- The first operand (type Gv) indicates a general register that is a word or doubleword depending on the operandsize attribute. The second operand (type Ev) indicates a ModR/M byte follows that specifies whether the operand is a word or doubleword general-purpose register or a memory address.
- The ModR/M byte for this instruction is 05 H , indicating that a 32 -bit displacement follows ( 00000000 H ). The reg/opcode portion of the ModR/M byte (bits 3-5) is 000, indicating the EAX register.
The instruction for this opcode is ADD EAX, mem_op, and the offset of mem_op is 00000000 H .
Some 1- and 2-byte opcodes point to group numbers (shaded entries in the opcode map table). Group numbers indicate that the instruction uses the reg/opcode bits in the ModR/M byte as an opcode extension (refer to Section A.4).


## A.2.4.2 Two-Byte Opcode Instructions

The two-byte opcode map shown in Table A-3 includes primary opcodes that are either two bytes or three bytes in length. Primary opcodes that are 2 bytes in length begin with an escape opcode 0FH. The upper and lower four bits of the second opcode byte are used to index a particular row and column in Table A-3.

Two-byte opcodes that are 3 bytes in length begin with a mandatory prefix ( $66 \mathrm{H}, \mathrm{F} 2 \mathrm{H}$, or F 3 H ) and the escape opcode ( 0 FH ). The upper and lower four bits of the third byte are used to index a particular row and column in Table A-3 (except when the second opcode byte is the 3-byte escape opcodes 38 H or 3 AH ; in this situation refer to Section A.2.4.3).
For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A. 1 and Chapter 2, "Instruction Format," of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A. The operand types are listed according to notations listed in Section A.2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction without operands that are encoded using ModR/M (for example: 0F77H, EMMS).


## Example A-2. Look-up Example for 2-Byte Opcodes

Look-up opcode 0FA4050000000003H for a SHLD instruction using Table A-3.

- The opcode is located in row A, column 4. The location indicates a SHLD instruction with operands Ev , Gv , and Ib. Interpret the operands as follows:
- Ev: The ModR/M byte follows the opcode to specify a word or doubleword operand.
- Gv: The reg field of the ModR/M byte selects a general-purpose register.
- Ib: Immediate data is encoded in the subsequent byte of the instruction.
- The third byte is the ModR/M byte ( 05 H ). The mod and opcode/reg fields of ModR/M indicate that a 32 -bit displacement is used to locate the first operand in memory and eAX as the second operand.
- The next part of the opcode is the 32 -bit displacement for the destination memory operand ( 00000000 H ). The last byte stores immediate byte that provides the count of the shift (03H).

Table A-2. One-byte Opcode Map: ( $\mathbf{O O H}-\mathrm{F} 7 \mathrm{H}$ ) *

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Eb, Gb | $\mathrm{Ev}, \mathrm{Gv}$ | Gb, Eb | Gv, Ev | AL, lb | rAX, Iz | $\begin{aligned} & \text { PUSH } \\ & \text { ES } \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { ES } \end{aligned}$ |
| 1 | Eb, Gb | Ev, Gv | Gb, Eb | Gv, Ev | AL, lb | rAX, Iz | $\begin{aligned} & \text { PUSH } \\ & \text { SS }^{i 64} \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { SS'i64 } \end{aligned}$ |
| 2 | Eb, Gb | Ev, Gv | Gb, Eb | Gv, Ev | AL, lb | rAX, Iz | SEG=ES <br> (Prefix) | DAA ${ }^{\text {i64 }}$ |
| 3 | Eb, Gb | Ev, Gv | Gb, Eb | Gv, Ev | AL, lb | rAX, Iz | $\begin{gathered} \text { SEG=SS } \\ \text { (Prefix) } \end{gathered}$ | $A A A^{\text {i }}$ ( |
| 4 | $\begin{aligned} & \text { eAX } \\ & \text { REX } \end{aligned}$ | $\begin{gathered} \text { eCX } \\ \text { REX.B } \end{gathered}$ | $\begin{gathered} \text { eDX } \\ \text { REX.X } \end{gathered}$ | $C^{\text {i } 64 ~}$ general re eBX REX.XB | / REX ${ }^{064}$ Pre | $\begin{gathered} \text { eBP } \\ \text { REX.RB } \end{gathered}$ | $\begin{gathered} \text { eSI } \\ \text { REX.RX } \end{gathered}$ | $\begin{gathered} \text { eDI } \\ \text { REX.RXB } \end{gathered}$ |
| 5 | rAX/r8 | rCX/r9 | rDX/r10 | PUSH ${ }^{\text {d64 }}$ $\mathrm{rBX} / \mathrm{r} 11$ | ral register rSP/r12 | rBP/r13 | rSI/r14 | rDI/r15 |
| 6 | $\begin{aligned} & \text { PUSHA }{ }^{\text {i64 }} \\ & \text { PUSHAD } \end{aligned}$ | $\begin{aligned} & \text { POPA }^{\text {i64 }} \text { ( } \end{aligned}$ | $\begin{gathered} \text { BOUND }{ }^{\mathrm{i} 64} \\ \text { Gv, Ma } \end{gathered}$ | ARPL ${ }^{\text {i64 }}$ Ew, Gw MOVSXD Gv, Ev | SEG=FS <br> (Prefix) | $\begin{gathered} \text { SEG=GS } \\ \text { (Prefix) } \end{gathered}$ | Operand Size (Prefix) | Address Size (Prefix) |
| 7 | $\mathrm{Jcc}^{\text {¢64 }}$, Jb - Short-displacement jump on condition |  |  |  |  |  |  |  |
| 8 | Eb, lb | Imme <br> Ev, Iz | $\begin{aligned} & \mathrm{rp} 1^{1 \mathrm{~A}} \\ & \text { Eb, } \mathrm{Ib}^{\mathrm{i} 64} \end{aligned}$ | $\mathrm{Ev}, \mathrm{lb}$ | $\mathrm{Eb}, \mathrm{~Gb}$ | $\mathrm{Ev}, \mathrm{Gv}$ | Eb, Gb | $\mathrm{Ev}, \mathrm{Gv}$ |
| 9 | $\begin{gathered} \text { NOP } \\ \text { PAUSE(F3) } \\ \text { XCHG r8, rAX } \end{gathered}$ | rCX/r9 | rDX/r10 | XCHG word, do rBX/r11 | word or quad- rSP/r12 | register with rA $\mathrm{rBP} / \mathrm{r} 13$ | $\mathrm{rSI} / \mathrm{r} 14$ | rDI/r15 |
| A | AL, Ob | rAX, Ov | $\mathrm{Ob}, \mathrm{AL}$ | Ov, rAX | MOVS/B <br> $\mathrm{Yb}, \mathrm{Xb}$ | $\begin{gathered} \text { MOVS/W/D/Q } \\ \text { Yv, Xv } \end{gathered}$ | CMPS/B <br> $\mathrm{Xb}, \mathrm{Yb}$ | CMPS/W/D Xv, Yv |
| B | AL/R8L, lb | MOV immediate byte into byte register |  |  |  |  |  | BH/R15L, lb |
| C | $\mathrm{Eb}, \mathrm{lb}$ | $\overline{2^{1 \mathrm{~A}}}$ <br> Ev, lb | $\begin{gathered} \text { near RETf64 } \\ \text { Iw } \end{gathered}$ | near RET ${ }^{\text {f64 }}$ | $\begin{gathered} \text { LES }{ }^{\text {i64 }} \\ \text { Gz, Mp } \\ \text { VEX+2byte } \end{gathered}$ | LDS ${ }^{\text {i64 }}$ Gz, Mp VEX+1byte | Eb, lb | MOV Ev, Iz |
| D | Shift Grp $2^{1 \mathrm{~A}}$ |  |  |  | $\begin{gathered} \mathrm{AAM}^{i 64} \\ \mathrm{Ib} \end{gathered}$ | $\begin{gathered} \mathrm{AAD}^{\mathrm{i} 64} \\ \mathrm{lb} \end{gathered}$ |  | $\begin{aligned} & \text { XLAT/ } \\ & \text { XLATB } \end{aligned}$ |
| E | $\begin{gathered} \text { LOOPNE }^{\mathrm{f64} /} \\ \text { LOOPNZ }^{\mathrm{f64}} \\ \text { Jb } \end{gathered}$ | $\begin{gathered} \text { LOOPE }^{\text {f64 }} / \\ \text { LOOPZ }^{\text {f64 }} \\ \text { Jb } \end{gathered}$ | $\begin{gathered} \text { LOOP }^{\mathrm{f64}} \\ \mathrm{Jb} \end{gathered}$ | $\begin{gathered} \mathrm{JrCXZ} \\ \mathrm{Jb} \end{gathered}$ | AL, lb | eAX, lb | lb, AL | lb, eAX |
| F | LOCK (Prefix) | INT1 | REPNE XACQUIRE (Prefix) | REP/REPE XRELEASE (Prefix) | HLT | CMC | Unary Grp 3 ${ }^{1 \mathrm{~A}}$ |  |

Table A-2. One-byte Opcode Map: (08H - FFH) *

|  | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Eb, Gb | Ev, Gv | Gb, Eb | Gv, Ev | AL, lb | rAX, Iz | $\begin{aligned} & \text { PUSH } \\ & \text { CS }{ }^{i 64} \end{aligned}$ | 2-byte escape (Table A-3) |
| 1 | Eb, Gb | Ev, Gv | Gb, Eb | Gv, Ev | AL, lb | rAX, Iz | $\begin{aligned} & \hline \text { PUSH } \\ & \text { DS }{ }^{i 64} \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \mathrm{DS}^{i 64} \end{aligned}$ |
| 2 | Eb, Gb | Ev, Gv | Gb, Eb | Gv, Ev | AL, lb | rAX, Iz | $\begin{gathered} \text { SEG=CS } \\ \text { (Prefix) } \end{gathered}$ | DAS ${ }^{\text {i64 }}$ |
| 3 | Eb, Gb | Ev, Gv | Gb, Eb | Gv, Ev | AL, lb | rAX, Iz | $\begin{aligned} & \text { SEG=DS } \\ & \text { (Prefix) } \end{aligned}$ | AAS ${ }^{\text {i64 }}$ |
| 4 | $\begin{gathered} \text { eAX } \\ \text { REX.W } \end{gathered}$ | $\begin{gathered} \text { eCX } \\ \text { REX.WB } \end{gathered}$ | $\begin{gathered} \text { eDX } \\ \text { REX.WX } \end{gathered}$ | i64 general reg eBX REX.WXB | / REX ${ }^{064}$ Prefixe | $\begin{gathered} \text { eBP } \\ \text { REX.WRB } \end{gathered}$ | $\begin{gathered} \text { eSI } \\ \text { REX.WRX } \end{gathered}$ | $\begin{gathered} \text { eDI } \\ \text { REX.WRXB } \end{gathered}$ |
| 5 | rAX/r8 | POP ${ }^{\text {d64 }}$ into general register |  |  |  |  |  | rDI/r15 |
| 6 | $\underset{\mathrm{Iz}}{\mathrm{PUSH}^{\mathrm{d} 64}}$ | IMUL Gv, Ev, Iz | $\mathrm{PUSH}^{\mathrm{d} 64}$ <br> lb | IMUL Gv, Ev, lb | INS/ INSB Yb, DX | $\begin{aligned} & \text { INS/ } \\ & \text { INSW/ } \\ & \text { INSD } \\ & \text { Yz, DX } \end{aligned}$ | OUTS/ <br> OUTSB <br> DX, Xb | OUTS/ OUTSW/ OUTSD DX, Xz |
| 7 | Jcc ${ }^{\text {f64 }}$, Jb- Short displacement jump on condition |  |  |  |  |  |  |  |
| 8 | Eb, Gb | Ev, Gv | Gb, Eb | Gv, Ev | MOV <br> $\mathrm{Ev}, \mathrm{Sw}$ | LEA Gv, M | MOV Sw, Ew | $\begin{gathered} \text { Grp } 1 A^{1 \mathrm{~A}} \mathrm{Pv}^{\mathrm{Cv}} \end{gathered}$ |
| 9 |  | $\begin{aligned} & \text { CWD/ } \\ & \text { CDQ/ } \\ & \text { CQO } \end{aligned}$ | $\begin{gathered} \text { far CALL }{ }^{\text {i64 }} \\ \text { Ap } \end{gathered}$ | FWAIT/ WAIT | $\begin{gathered} \text { PUSHF/D/Q }{ }^{\mathrm{d} 64} / \\ \mathrm{Fv} \end{gathered}$ | $\begin{gathered} \text { POPF/D/Q }{ }^{\mathrm{d} 64 /} \\ \mathrm{Fv} \end{gathered}$ | SAHF | LAHF |
| A | AL, lb | $\mathrm{rAX}, \mathrm{Iz}$ | STOS/B <br> Yb, AL | $\begin{gathered} \text { STOS/W/D/Q } \\ \text { Yv, rAX } \end{gathered}$ | $\begin{gathered} \text { LODS/B } \\ \text { AL, Xb } \end{gathered}$ | $\begin{aligned} & \text { LODS/W/D/Q } \\ & \text { rAX, Xv } \end{aligned}$ | $\begin{aligned} & \text { SCAS/B } \\ & \text { AL, Yb } \end{aligned}$ | $\begin{aligned} & \text { SCAS/W/D/Q } \\ & \text { rAX, Yv } \end{aligned}$ |
| B | rAX/r8, Iv | rCX/r9, Iv | MOV imm rDX/r10, Iv | word or double rBX/r11, Iv | to word, double, or rSP/r12, Iv | uad register rBP/r13, Iv | rSI/r 14 , Iv | rDI/r15, lv |
| C | ENTER <br> Iw, Ib | LEAVE ${ }^{\text {d64 }}$ | far RET <br> Iw | far RET | INT3 | $\begin{gathered} \mathrm{INT} \\ \mathrm{lb} \end{gathered}$ | INTO ${ }^{\text {i64 }}$ | IRET/D/Q |
| D |  |  |  | (Escape to cop | cessor instruction s |  |  |  |
| E | $\begin{gathered} \text { near CALL }{ }^{\text {f64 }} \\ \mathrm{Jz} \end{gathered}$ | $\begin{gathered} \text { near }{ }^{\text {f64 }} \mathrm{Jz} \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { far }^{i 64} \\ \text { Ap } \end{gathered}$ | short ${ }^{〔 64}$ Jb | AL, DX | eAX, DX | DX, AL | $\text { JT } \quad \mathrm{DX}, \mathrm{eAX}$ |
| F | CLC | STC | CLI | STI | CLD | STD | $\begin{aligned} & \text { INC/DEC } \\ & \text { Grp } 4^{1 \mathrm{~A}} \end{aligned}$ | $\begin{gathered} \text { INC/DEC } \\ \text { Grp } 5^{1 \mathrm{~A}} \end{gathered}$ |

## NOTES:

* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.


## A. 4 OPCODE EXTENSIONS FOR ONE-BYTE AND TWO-BYTE OPCODES

Some 1-byte and 2-byte opcodes use bits 3-5 of the ModR/M byte (the nnn field in Figure A-1) as an extension of the opcode.

| $\bmod$ | nnn | R/M |
| :---: | :---: | :---: |

Figure A-1. ModR/M Byte nnn Field (Bits 5, 4, and 3)
Opcodes that have opcode extensions are indicated in Table A-6 and organized by group number. Group numbers (from 1 to 16 , second column) provide a table entry point. The encoding for the $\mathrm{r} / \mathrm{m}$ field for each instruction can be established using the third column of the table.

## A.4.1 Opcode Look-up Examples Using Opcode Extensions

An Example is provided below.

## Example A-4. Interpreting an ADD Instruction

An ADD instruction with a 1-byte opcode of 80 H is a Group 1 instruction:

- Table A-6 indicates that the opcode extension field encoded in the ModR/M byte for this instruction is 000B.
- The r/m field can be encoded to access a register (11B) or a memory address using a specified addressing mode (for example: mem = 00B, 01B, 10B).


## Example A-5. Looking Up 0F01 C3H

Look up opcode 0F01C3 for a VMRESUME instruction by using Table A-2, Table A-3 and Table A-6:

- OF tells us that this instruction is in the 2-byte opcode map.
- 01 (row 0, column 1 in Table A-3) reveals that this opcode is in Group 7 of Table A-6.
- C3 is the ModR/M byte. The first two bits of C3 are 11B. This tells us to look at the second of the Group 7 rows in Table A-6.
- The $\mathrm{Op} /$ Reg bits $[5,4,3]$ are 000B. This tells us to look in the 000 column for Group 7.
- Finally, the R/M bits $[2,1,0]$ are 011B. This identifies the opcode as the VMRESUME instruction.


## A.4.2 Opcode Extension Tables

See Table A-6 below.

Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number *

| Opcode | Group | Mod 7,6 | pfx | Encoding of Bits 5,4,3 of the ModR/M Byte (bits 2,1,0 in parenthesis) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 80-83 | 1 | mem, 11B |  | ADD | OR | ADC | SBB | AND | SUB | XOR | CMP |
| 8 F | 1A | mem, 11B |  | POP |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \text { C0,C1 reg, imm } \\ & \text { D0, D1 reg, } 1 \\ & \text { D2, D3 reg, CL } \end{aligned}$ | 2 | mem, 11B |  | ROL | ROR | RCL | RCR | SHL/SAL | SHR |  | SAR |
| F6, F7 | 3 | mem, 11B |  | $\begin{aligned} & \hline \text { TEST } \\ & \mathrm{lb} / \mathrm{lz} \end{aligned}$ |  | NOT | NEG | MUL AL/rAX | $\begin{aligned} & \text { IML/rAX } \end{aligned}$ | $\begin{gathered} \text { DIV } \\ \text { AL/rAX } \end{gathered}$ | IDIV AL/rAX |
| FE | 4 | mem, 11B |  | $\begin{gathered} \text { INC } \\ \text { Eb } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { Eb } \end{gathered}$ |  |  |  |  |  |  |
| FF | 5 | mem, 11B |  | $\begin{gathered} \hline \text { INC } \\ \text { Ev } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \mathrm{Ev} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { near CALL } \\ \mathrm{Ev} \end{array}$ | $\begin{gathered} \text { far CALL } \\ \text { Ep } \end{gathered}$ | $\begin{gathered} \text { near JMP }{ }^{\text {f64 }} \\ \mathrm{Ev} \\ \hline \end{gathered}$ | $\begin{gathered} \text { far JMP } \\ \mathrm{Mp} \end{gathered}$ | $\begin{gathered} \mathrm{PUSH}_{\mathrm{Ev}}{ }^{\text {d64 }} \end{gathered}$ |  |
| 0F 00 | 6 | mem, 11B |  | $\begin{aligned} & \text { SLDT } \\ & \text { Rv/Mw } \end{aligned}$ | $\begin{gathered} \text { STR } \\ \text { Rv/Mw } \end{gathered}$ | $\begin{gathered} \text { LLDT } \\ \mathrm{Ew} \end{gathered}$ | $\begin{gathered} \hline \text { LTR } \\ \mathrm{Ew} \end{gathered}$ | $\begin{gathered} \hline \text { VERR } \\ \text { Ew } \end{gathered}$ | $\begin{gathered} \hline \text { VERW } \\ \text { Ew } \end{gathered}$ |  |  |
|  |  | mem |  | $\begin{aligned} & \hline \text { SGDT } \\ & \mathrm{Ms} \end{aligned}$ | $\begin{aligned} & \text { SIDT } \\ & \mathrm{Ms} \end{aligned}$ | $\begin{aligned} & \text { LGDT } \\ & \mathrm{Ms} \end{aligned}$ | $\begin{gathered} \hline \text { LIDT } \\ \mathrm{Ms} \end{gathered}$ | SMSW Mw/Rv |  | $\begin{gathered} \text { LMSW } \\ \text { Ew } \end{gathered}$ | $\begin{gathered} \hline \text { INVLPG } \\ \mathrm{Mb} \end{gathered}$ |
| 0F 01 | 7 | 11B |  | VMCALL (001) VMLAUNCH (010) VMRESUME (011) VMXOFF (100) | MONITOR (000) MWAIT (001) CLAC (010) STAC (011) ENCLS (111) | XGETBV (000) XSETBV (001) VMFUNC $(100)$ XEND (101) XTEST (110) ENCLU(111) |  |  |  |  | $\begin{gathered} \hline \text { SWAPGS } \\ \text { O64 }(000) \\ \text { RDTSCP }(001) \end{gathered}$ |
| OF BA | 8 | mem, 11B |  |  |  |  |  | BT | BTS | BTR | BTC |
|  |  |  |  |  | $\begin{gathered} \text { CMPXCH8B Mq } \\ \text { CMPXCHG16B } \\ \text { Mdq } \end{gathered}$ |  |  |  |  | VMPTRLD Mq | VMPTRST Mq |
|  |  | mem | 66 |  |  |  |  |  |  | $\begin{gathered} \hline \text { VMCLEAR } \\ \mathrm{Mq} \\ \hline \end{gathered}$ |  |
| OFC7 | 9 |  | F3 |  |  |  |  |  |  | $\begin{gathered} \mathrm{VMXON} \\ \mathrm{Mq} \end{gathered}$ |  |
|  |  | 11B |  |  |  |  |  |  |  | $\begin{aligned} & \text { RDRAND } \\ & \text { Rv } \end{aligned}$ | $\begin{gathered} \hline \text { RDSEED } \\ \mathrm{Rv} \\ \hline \end{gathered}$ |
|  |  |  | F3 |  |  |  |  |  |  |  | $\begin{gathered} \hline \text { RDPID } \\ \mathrm{Rd} / \mathrm{q} \\ \hline \end{gathered}$ |
|  |  | mem |  |  |  |  |  |  |  |  |  |
| OF B9 | 10 | 11B |  |  |  |  |  |  |  |  |  |
|  |  | mem |  | $\overline{\mathrm{MOV}}$ |  |  |  |  |  |  |  |
| C6 | 11 | 11B |  |  |  |  |  |  |  |  | XABORT (000) Ib |
|  |  | mem |  | MOV |  |  |  |  |  |  |  |
| C7 |  | 11B |  | Ev, Iz |  |  |  |  |  |  | XBEGIN (000) Jz |
|  |  | mem |  |  |  |  |  |  |  |  |  |
| 0F 71 | 12 | 11 B |  |  |  | psrlw $\mathrm{Nq}, \mathrm{lb}$ |  | psraw <br> $\mathrm{Nq}, \mathrm{lb}$ |  | psllw $\mathrm{Nq}, \mathrm{lb}$ |  |
|  |  | 11 B | 66 |  |  | $\begin{aligned} & \text { vpsrlw } \\ & \text { Hx,Ux,lb } \end{aligned}$ |  | $\begin{gathered} \text { vpsraw } \\ \mathrm{Hx}, \mathrm{Ux}, \mathrm{Ib} \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { vpsllw } \\ \mathrm{Hx}, \mathrm{Ux}, \mathrm{lb} \end{gathered}$ |  |
|  |  | mem |  |  |  |  |  |  |  |  |  |
| OF 72 | 13 | 11 B |  |  |  | $\begin{gathered} \text { psrld } \\ \mathrm{Nq}, \mathrm{lb} \end{gathered}$ |  | psrad Nq , Ib |  | $\begin{aligned} & \hline \text { pslld } \\ & \mathrm{Nq}, \mathrm{lb} \end{aligned}$ |  |
|  |  | 11 B | 66 |  |  | $\begin{gathered} \text { vpsrld } \\ \mathrm{Hx}, \mathrm{Ux}, \mathrm{lb} \end{gathered}$ |  | $\begin{gathered} \text { vpsrad } \\ \mathrm{Hx}, \mathrm{Ux}, \mathrm{lb} \end{gathered}$ |  | $\begin{gathered} \text { vpslld } \\ \mathrm{Hx}, \mathrm{Ux}, \mathrm{lb} \end{gathered}$ |  |
|  |  | mem |  |  |  |  |  |  |  |  |  |
| 0F 73 | 14 |  |  |  |  | $\begin{gathered} \text { psrlq } \\ \text { Nq, Ib } \end{gathered}$ |  |  |  | $\begin{aligned} & \hline \text { psllq } \\ & \mathrm{Nq}, \mathrm{lb} \end{aligned}$ |  |
|  |  | 11B | 66 |  |  | $\begin{gathered} \text { vpsrlq } \\ \mathrm{Hx}, \mathrm{Ux}, \mathrm{lb} \end{gathered}$ | $\begin{aligned} & \text { vpssldq } \\ & \mathrm{Hx} . \mathrm{Ux} . \mathrm{Ib} \end{aligned}$ |  |  | $\begin{gathered} \text { vpsllq } \\ \mathrm{Hx}, \mathrm{Ux}, \mathrm{lb} \end{gathered}$ | vpsildq $\mathrm{Hx}, \mathrm{Ux}, \mathrm{lb}$ |

Table 2-2. 32-Bit Addressing Forms with the ModR/M Byte

| ```「8(/r) r16(/r) г32(/r) \(\mathrm{mm}(/ \mathrm{r})\) xmm(/r) (In decimal) /digit (Opcode) (In binary) REG =``` |  |  | AL <br> AX <br> EAX <br> MMO <br> XMMO <br> 0 <br> 000 | $\begin{aligned} & \hline \text { CL } \\ & \text { CX } \\ & \text { ECX } \\ & \text { MM1 } \\ & \text { XMM1 } \\ & 1 \\ & 001 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { DL } \\ \text { DX } \\ \text { EDX } \\ \text { MM2 } \\ \text { XMM2 } \\ 2 \\ 010 \end{array}$ | $\begin{array}{\|l\|} \hline \text { BL } \\ \text { BX } \\ \text { EBX } \\ \text { MM3 } \\ \text { XMM3 } \\ 3 \\ 011 \end{array}$ | AH <br> SP <br> ESP <br> MM4 <br> XMM4 <br> 4 <br> 100 | CH BP EBP MM5 XMM5 5 101 | $\begin{array}{\|l\|} \hline \text { DH } \\ \text { SI } \\ \text { ESI } \\ \text { MM6 } \\ \text { XMM6 } \\ 6 \\ 110 \end{array}$ | $\begin{aligned} & \hline \text { BH } \\ & \mathrm{DI} \\ & \text { EDI } \\ & \text { MM7 } \\ & \text { XMM7 } \\ & 7 \\ & 111 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Effective Address | Mod | R/M | Value of ModR/M Byte (in Hexadecimal) |  |  |  |  |  |  |  |
|  | 00 | 000 001 010 011 100 101 110 111 | 00 01 02 03 04 05 06 07 | O8 09 OA OB OC OD OE OF | $\begin{aligned} & \hline 10 \\ & 11 \\ & 12 \\ & 13 \\ & 14 \\ & 15 \\ & 16 \\ & 17 \end{aligned}$ | $\begin{aligned} & \hline 18 \\ & 19 \\ & 1 \mathrm{~A} \\ & 1 \mathrm{~B} \\ & 1 \mathrm{C} \\ & 1 \mathrm{D} \\ & 1 \mathrm{E} \\ & 1 \mathrm{~F} \end{aligned}$ | 20 21 22 23 24 25 26 27 | $\begin{aligned} & 28 \\ & 29 \\ & 2 A \\ & 2 B \\ & 2 C \\ & 2 D \\ & 2 E \\ & 2 F \end{aligned}$ | $\begin{aligned} & 30 \\ & 31 \\ & 32 \\ & 33 \\ & 34 \\ & 35 \\ & 36 \\ & 37 \end{aligned}$ | $\begin{aligned} & \hline 38 \\ & 39 \\ & 3 A \\ & 3 B \\ & 3 C \\ & 3 D \\ & 3 E \\ & 3 \mathrm{E} \end{aligned}$ |
|  | 01 | $\begin{aligned} & \hline 000 \\ & 001 \\ & 010 \\ & 011 \\ & 100 \\ & 101 \\ & 110 \\ & 111 \end{aligned}$ | 40 41 42 43 44 45 46 47 | $\begin{aligned} & 48 \\ & 49 \\ & 4 A \\ & 4 B \\ & 4 C \\ & 4 D \\ & 4 E \\ & 4 F \end{aligned}$ | 17 <br> 50 <br> 51 <br> 52 <br> 53 <br> 54 <br> 55 <br> 56 <br> 57 | $1 F$ 58 59 $5 A$ $5 B$ $5 C$ $5 D$ $5 E$ $5 F$ | 60 61 62 63 64 65 66 67 | $\begin{aligned} & \hline 68 \\ & 69 \\ & 6 A \\ & 6 B \\ & 6 C \\ & 6 D \\ & 6 E \\ & 6 F \end{aligned}$ | $\begin{aligned} & \hline 70 \\ & 71 \\ & 72 \\ & 73 \\ & 74 \\ & 75 \\ & 76 \\ & 77 \end{aligned}$ | $\begin{aligned} & \hline 78 \\ & 79 \\ & 7 A \\ & 7 B \\ & 7 C \\ & 7 D \\ & 7 E \\ & 7 F \end{aligned}$ |
|  | 10 | 000 001 010 011 100 101 110 111 | 80 81 82 83 84 85 86 87 | 88 89 8 A 8 B 8 C 8 D 8 E 8 F | 57 90 91 92 93 94 95 96 97 | $\begin{aligned} & 98 \\ & 99 \\ & 9 A \\ & 9 B \\ & 9 C \\ & 9 D \\ & 9 E \\ & 9 F \end{aligned}$ | AO A1 A2 A3 A4 A5 A6 A7 | $\begin{array}{\|l\|} \hline A 8 \\ A 9 \\ A A \\ A B \\ A C \\ A D \\ A E \\ A F \\ \hline \end{array}$ | B0 B1 B2 B3 B4 B5 B6 B7 | $\begin{aligned} & \mathrm{B8} \\ & \mathrm{B9} \\ & \mathrm{BA} \\ & \mathrm{BB} \\ & \mathrm{BC} \\ & \mathrm{BD} \\ & \mathrm{BE} \\ & \mathrm{BF} \end{aligned}$ |
| EAX/AX/AL/MMO/XMMO ECX/CX/CL/MM/XMM1 EDX/DX/DL/MM2/XMM2 EBX/BX/BL/ММЗ/ХММЗ ESP/SP/AH/MM4/XMM4 EBP/BP/CH/MM5/XMM5 ESI/SI/DH/MM6/XMM6 EDI/DI/BH/MM7/XMM7 | 11 | 000 001 010 011 100 101 110 111 | CO C1 C2 C3 $C 4$ $C 5$ $C 6$ $C 7$ | C8 C9 CA $C B$ $C C$ $C D$ $C E$ $C F$ | $\begin{aligned} & \text { D0 } \\ & \text { D1 } \\ & \text { D2 } \\ & \text { D3 } \\ & \text { D4 } \\ & \text { D5 } \\ & \text { D6 } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & \hline D 8 \\ & D 9 \\ & D A \\ & D B \\ & D C \\ & D D \\ & D E \\ & D F \\ & \hline D \end{aligned}$ | EO E1 E2 E3 $E 4$ $E 5$ $E 6$ $E 7$ | $\begin{aligned} & \hline \mathrm{EB} \\ & \mathrm{EQ} \\ & \mathrm{EA} \\ & \mathrm{~EB} \\ & \mathrm{EC} \\ & \mathrm{ED} \\ & \mathrm{EE} \\ & \mathrm{EF} \end{aligned}$ | F0 F1 F2 F3 F4 F5 F6 F7 | $\begin{aligned} & \hline \text { F8 } \\ & \text { F9 } \\ & \text { FA } \\ & \text { FB } \\ & \text { FC } \\ & \text { FD } \\ & \text { FE } \\ & \text { FF } \end{aligned}$ |

## NOTES:

1. The [--][--] nomenclature means a SIB follows the ModR/M byte.
2. The disp32 nomenclature denotes a 32 -bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is added to the index.
3. The disp8 nomenclature denotes an 8-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is sign-extended and added to the index.

Table 2-3 is organized to give 256 possible values of the SIB byte (in hexadecimal). General purpose registers used as a base are indicated across the top of the table, along with corresponding values for the SIB byte's base field. Table rows in the body of the table indicate the register used as the index (SIB byte bits 3, 4 and 5) and the scaling factor (determined by SIB byte bits 6 and 7).

Table 2-3. 32-Bit Addressing Forms with the SIB Byte

| r32 <br> (In decimal) Base = (In binary) Base = |  |  | $\begin{array}{\|l\|l\|} \hline E A X \\ 0 \\ 000 \end{array}$ | $\begin{array}{\|l\|} \hline \text { ECX } \\ 1 \\ 001 \end{array}$ | $\begin{array}{\|l\|} \hline \text { EDX } \\ 2 \\ 010 \end{array}$ | $\begin{array}{\|l\|} \hline \text { EBX } \\ 3 \\ 011 \end{array}$ | $\begin{aligned} & \hline \text { ESP } \\ & 4 \\ & 100 \end{aligned}$ | $\begin{aligned} & \hline\left[\begin{array}{l} {[\star]} \\ 5 \\ 101 \end{array}, ~\right. \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{ESI} \\ 6 \\ 110 \end{array}$ | $\begin{array}{\|l\|} \hline \text { EDI } \\ 7 \\ 111 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Scaled Index | SS | Index | Value of SIB Byte (in Hexadecimal) |  |  |  |  |  |  |  |
| $[\mathrm{EAX}]$ $[\mathrm{ECX}]$ $[\mathrm{EEX}]$ $[\mathrm{EBX}]$ none $[\mathrm{EBP}]$ $[\mathrm{ESI}]$ $[\mathrm{EDI}]$ | 00 | 000 001 010 011 100 101 110 111 | $\begin{array}{\|l} \hline 00 \\ 08 \\ 10 \\ 18 \\ 20 \\ 28 \\ 30 \\ 38 \end{array}$ | $\begin{aligned} & \hline 01 \\ & 09 \\ & 11 \\ & 19 \\ & 21 \\ & 29 \\ & 31 \\ & 39 \end{aligned}$ | $\begin{aligned} & \hline 02 \\ & 0 A \\ & 12 \\ & 1 A \\ & 22 \\ & 2 A \\ & 32 \\ & 3 A \end{aligned}$ | 03 $0 B$ 13 $1 B$ 23 $2 B$ 33 $3 B$ | $\begin{aligned} & \hline 04 \\ & 0 C \\ & 14 \\ & 1 C \\ & 24 \\ & 2 C \\ & 34 \\ & 3 C \end{aligned}$ | $\begin{aligned} & \hline 05 \\ & 0 D \\ & 15 \\ & 1 D \\ & 25 \\ & 2 D \\ & 35 \\ & 3 D \end{aligned}$ | $\begin{aligned} & \hline 06 \\ & 0 E \\ & 16 \\ & 1 E \\ & 26 \\ & 2 \mathrm{E} \\ & 36 \\ & 3 \mathrm{E} \end{aligned}$ | $\begin{aligned} & \hline 07 \\ & 0 \mathrm{~F} \\ & 17 \\ & 1 \mathrm{~F} \\ & 27 \\ & 2 \mathrm{~F} \\ & 37 \\ & 3 \mathrm{~F} \end{aligned}$ |
| $\begin{aligned} & {[E A X * 2]} \\ & {[E C X * 2]} \\ & {[E D \times 2]} \\ & {[E B X * 2]} \\ & \text { none } \\ & {[E B \times 2]} \\ & {[E S I * 2]} \\ & {[E D I * 2]} \end{aligned}$ | 01 | $\begin{array}{\|l\|} \hline 000 \\ 001 \\ 010 \\ 011 \\ 100 \\ 101 \\ 110 \\ 111 \end{array}$ | 40 48 50 58 60 68 70 78 | 41 49 51 59 61 69 71 79 | 42 $4 A$ 52 $5 A$ 62 $6 A$ 72 $7 A$ | $\begin{aligned} & \hline 43 \\ & 4 B \\ & 53 \\ & 5 B \\ & 63 \\ & 6 B \\ & 73 \\ & 7 B \end{aligned}$ | $3 C$ 44 $4 C$ 54 $5 C$ 64 $6 C$ 74 $7 C$ | $\begin{aligned} & \hline 45 \\ & 4 D \\ & 55 \\ & 5 D \\ & 65 \\ & 6 D \\ & 75 \\ & 7 D \end{aligned}$ | $\begin{aligned} & \hline 46 \\ & 4 E \\ & 56 \\ & 5 E \\ & 66 \\ & 6 E \\ & 76 \\ & 7 E \end{aligned}$ | $\begin{aligned} & \hline 47 \\ & 4 F \\ & 57 \\ & 5 F \\ & 67 \\ & 6 F \\ & 77 \\ & 7 F \end{aligned}$ |
| $\begin{aligned} & {[\mathrm{EAX} \times 4]} \\ & {[\mathrm{ECX} 4]} \\ & {[\mathrm{EDX} 4]} \\ & {[\mathrm{EBX} * 4]} \\ & \text { none } \\ & {\left[\mathrm{EB} \mathrm{BP}^{*} 4\right]} \\ & {[\mathrm{ESI*} 4]} \\ & {[\mathrm{EDI*} 4]} \end{aligned}$ | 10 | $\begin{array}{\|l\|} \hline 000 \\ 001 \\ 010 \\ 011 \\ 100 \\ 101 \\ 110 \\ 111 \end{array}$ | $\begin{array}{\|l} \hline 80 \\ 88 \\ 90 \\ 98 \\ \text { AO } \\ \text { A8 } \\ \text { B0 } \\ \text { B8 } \end{array}$ | $\begin{array}{\|l} \hline 81 \\ 89 \\ 91 \\ 99 \\ \text { A1 } \\ \text { A9 } \\ \text { B1 } \\ \text { B9 } \end{array}$ | $\begin{aligned} & \hline 82 \\ & 8 A \\ & 92 \\ & 9 A \\ & A 2 \\ & A A \\ & B 2 \\ & B A \end{aligned}$ | $\begin{aligned} & \hline 83 \\ & 8 B \\ & 93 \\ & 9 B \\ & A 3 \\ & A B \\ & B 3 \\ & \text { BB } \end{aligned}$ | $\begin{array}{\|l\|} \hline 84 \\ 8 C \\ 94 \\ 9 C \\ A 4 \\ A C \\ B 4 \\ B C \end{array}$ | $\begin{aligned} & \hline 85 \\ & 8 D \\ & 95 \\ & 9 D \\ & \text { A5 } \\ & \text { AD } \\ & \text { B5 } \\ & \text { BD } \end{aligned}$ | $\begin{aligned} & \hline 86 \\ & 8 \mathrm{E} \\ & 96 \\ & 9 \mathrm{E} \\ & \mathrm{AE} \\ & \mathrm{AE} \\ & \mathrm{BE} \\ & \mathrm{BE} \end{aligned}$ | 87 8F 97 9F A7 AF B7 BF |
| $\begin{aligned} & {[E A X * 8]} \\ & {[E C X * 8]} \\ & {[E D \times 8]} \\ & {[E B X * 8]} \\ & \text { none } \\ & {\left[E B{ }^{*} \times 8\right]} \\ & {\left[E S I^{*} 8\right]} \\ & {[E D I * 8]} \end{aligned}$ | 11 | $\begin{array}{\|l\|} \hline 000 \\ 001 \\ 010 \\ 011 \\ 100 \\ 101 \\ 110 \\ 111 \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline \text { CO } \\ \text { C8 } \\ \text { DO } \\ \text { D8 } \\ \text { EO } \\ \text { EO } \\ \text { F8 } \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { C1 } \\ & \text { C9 } \\ & \text { D1 } \\ & \text { D9 } \\ & \text { E1 } \\ & \text { E9 } \\ & \text { F1 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline C 2 \\ & C A \\ & \text { D2 } \\ & \text { DA } \\ & \text { E2 } \\ & \text { EA } \\ & \text { F2 } \\ & \text { FA } \end{aligned}$ | $\begin{aligned} & \hline C 3 \\ & C B \\ & \text { D3 } \\ & \text { DB } \\ & \text { ES } \\ & \text { EB } \\ & \text { F3 } \\ & \text { FB } \end{aligned}$ | C4 CC D4 DC E4 EC F4 FC | $\begin{aligned} & \text { C5 } \\ & \text { CD } \\ & \text { D5 } \\ & \text { DD } \\ & \text { E5 } \\ & \text { ED } \\ & \text { F5 } \\ & \text { FD } \end{aligned}$ | $\begin{aligned} & \hline \text { C6 } \\ & \mathrm{CE} \\ & \mathrm{DG} \\ & \mathrm{DE} \\ & \mathrm{EG} \\ & \mathrm{EE} \\ & \mathrm{FW} \\ & \mathrm{FE} \end{aligned}$ | $\begin{aligned} & \hline \text { C7 } \\ & \text { CF } \\ & \text { D7 } \\ & \text { DF } \\ & \text { E7 } \\ & \text { EF } \\ & \text { FF } \end{aligned}$ |

## NOTES:

1. The [ ${ }^{\star}$ ] nomenclature means a disp32 with no base if the MOD is 00B. Otherwise, [ ${ }^{\star}$ ] means disp8 or disp32 + [EBP]. This provides the following address modes:
MOD bits Effective Address
00 [scaled index] + disp32
01 [scaled index] + disp8 + [EBP]
10 [scaled index] + disp32 + [EBP]

### 2.2 IA-32E MODE

IA-32e mode has two sub-modes. These are:

- Compatibility Mode. Enables a 64-bit operating system to run most legacy protected mode software unmodified.
- 64-Bit Mode. Enables a 64-bit operating system to run applications written to access 64-bit address space.

